Milestones in deep reactive ion etching

@article{Laermer2005MilestonesID,
  title={Milestones in deep reactive ion etching},
  author={Franz Laermer and Andrea Urban},
  journal={The 13th International Conference on Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS '05.},
  year={2005},
  volume={2},
  pages={1118-1121 Vol. 2}
}
  • F. Laermer, A. Urban
  • Published 2005
  • Materials Science
  • The 13th International Conference on Solid-State Sensors, Actuators and Microsystems, 2005. Digest of Technical Papers. TRANSDUCERS '05.
Deep reactive ion etching (DRIE) has virtually changed MEMS. The basic technology originally developed at Bosch overcomes design restrictions and compatibility problems related to the old wet-etching technology. Today, after a decade of "Bosch DRIE" in the field, a large variety of new MEMS devices is fabricated using this technology, and a broad DRIE-equipment supplier base is supporting costumer needs all over the world. The paper is telling the milestones from early development of the basic… Expand

Figures from this paper

Deep Vertical Etching of Silicon Wafers Using a Hydrogenation-Assisted Reactive Ion Etching
A novel hydrogenation-assisted deep reactive ion etching of silicon is reported. The process uses sequential hydrogen-assisted passivation and plasma etching at low-density plasma powers to stimulateExpand
Smoothening of scalloped DRIE trench walls
Abstract Deep reactive ion etching (DRIE) is a popular technique used for etching through a silicon substrate to produce high aspect ratio trenches with vertical walls. However, an inherent problemExpand
Micro-Electro-Discharge Machining Technologies for MEMS
Advances in micromachining techniques have led to the evolution of micro-electromechanical systems (MEMS). These techniques are typically based on semiconductor manufacturing processes, which offerExpand
Influence of block copolymer feature size on reactive ion etching pattern transfer into silicon.
TLDR
Investigation of the influence of the feature size on the etch rate of Si, performed by a cryogenic RIE process through cylinder-forming polystyrene-block-polymethylmethacrylate (PS-b-PMMA) diblock copolymer (DBC) masks finds the process window useful for the correct transfer of the nanometric cylindrical pattern into a Si substrate. Expand
Polymer microstructure generated by laser stereo-lithography and its transfer to silicon substrate using reactive ion etching
Micro-fabrication combining stereo-lithography with reactive ion etching is proposed. Three-dimensional polymer structures smaller than 1 mm are fabricated on silicon wafer by He-Cd (325.0 nm) laserExpand
Silicon Etching for Multiple-Height Microstructures
Techniques of Si etching for realizing multiple-height microstructures are described. Up to now, the lithography-based techniques have grown from the planer structures to the three-dimensionalExpand
CMOS-compatible fabrication, micromachining, and bonding strategies for silicon photonics
The adoption of optical technologies by high-volume consumer markets is severely limited by the cost and complexity of manufacturing complete optical transceiver systems. This is in large partExpand
Micromachined Packaging for Terahertz Systems
TLDR
Silicon micromachining and electroforming offers the additional advantage of vertical stacking of components, enabling higher circuit densities for these waveguide-based components, and to demonstrate these capabilities several integrated systems are discussed. Expand
Full Custom MEMS Design: 2.5D Fabrication-Process Simulation for 3D Field-Solver-Based Circuit Extraction
TLDR
This work presents a customized electrostatic analysis flow for microelectromechanical systems (MEMS), which enables a faster but nevertheless satisfactory analysis of the electrostatic parasitic effects, and hence simplifies the electrical optimization of MEMS. Expand
Laser drilled through silicon vias: Crystal defect analysis by synchrotron x-ray topography
Three dimensional (3D) chip or wafer stacking and through silicon via (TSV) technologies are regarded as key technologies for next generation high-speed memories and microprocessors. In comparison toExpand
...
1
2
3
4
...

References

SHOWING 1-5 OF 5 REFERENCES
Mechanism of Charging Reduction in Pulsed Plasma Etching
Numerical simulations of charging and etching in time-modulated high-density plasmas suggest a new mechanism for the reduction of pattern-dependent charging, which is based on low energy positiveExpand
On the origin of the notching effect during etching in uniform high density plasmas
We present a two-dimensional Monte Carlo simulation of profile evolution during the overetching step of polysilicon-on-insulator structures, which considers explicitly (a) electric field effectsExpand
Notching as an example of charging in uniform high density plasmas
Numerical simulation was used to study both surface charging and ion trajectory distortion during submicron patterning in high density plasma etching. The plasma was assumed uniform and the cause forExpand
Microsystem Design
p. 445 There is a minor numerical error in going from Eq. 16.39 to Eq. 16.40. The factor of 2 in the 1/f term was omitted, so the correct numerator for the second term in Eq. 16.40 is 1.44 x 10 -7 .Expand
EP-1062679, US-Pat
  • Nakaue,
  • 1994