Migrating an OS Scheduler into Tightly Coupled FPGA Logic to Increase Attacker Workload

@article{Dahlstrom2013MigratingAO,
  title={Migrating an OS Scheduler into Tightly Coupled FPGA Logic to Increase Attacker Workload},
  author={Jason Dahlstrom and Stephen Taylor},
  journal={MILCOM 2013 - 2013 IEEE Military Communications Conference},
  year={2013},
  pages={986-991}
}
This paper explores the idea of increasing attacker workload by hiding core operating system functions within Field Programmable Gate Array (FPGA) logic, recently introduced within the fabric of high-performance embedded processors. The research is conducted in the context of a from-scratch micro-kernel operating system (BEAR [1]) under development at Dartmouth. This paper explains the performance costs and security enhancements associated with a rudimentary hardware scheduler on the Xilinx… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-4 OF 4 REFERENCES

CLOC – Count Lines of Code, http://cloc.sourceforge.net, retrieved 11/2012

A. Danial
  • 2012
VIEW 1 EXCERPT

High-Level Synthesis: Past, Present, and Future

  • IEEE Design & Test of Computers
  • 2009
VIEW 1 EXCERPT

Bear – a Resilient Core for Distributed Systems

Colin Nichols, Stephen Chairman, +5 authors Kull
    VIEW 2 EXCERPTS

    Similar Papers

    Loading similar papers…