Corpus ID: 39513138

Methods for applying the Neural Engineering Framework to neuromorphic hardware

@article{Voelker2017MethodsFA,
  title={Methods for applying the Neural Engineering Framework to neuromorphic hardware},
  author={Aaron R. Voelker and C. Eliasmith},
  journal={ArXiv},
  year={2017},
  volume={abs/1708.08133}
}
We review our current software tools and theoretical methods for applying the Neural Engineering Framework to state-of-the-art neuromorphic hardware. These methods can be used to implement linear and nonlinear dynamical systems that exploit axonal transmission time-delays, and to fully account for nonideal mixed-analog-digital synapses that exhibit higher-order dynamics with heterogeneous time-constants. This summarizes earlier versions of these methods that have been discussed in a more… Expand
Robust robotic control on the neuromorphic research chip Loihi
Dynamical Systems in Spiking Neuromorphic Hardware
Improving Spiking Dynamical Networks: Accurate Delays, Higher-Order Synapses, and Time Cells
Robust Trajectory Generation for Robotic Control on the Neuromorphic Research Chip Loihi

References

SHOWING 1-10 OF 30 REFERENCES
Extending the neural engineering framework for nonideal silicon synapses
A wafer-scale neuromorphic hardware system for large-scale neural modeling
Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation
Silicon Neurons That Compute
An efficient SpiNNaker implementation of the Neural Engineering Framework
Efficient SpiNNaker simulation of a heteroassociative memory using the Neural Engineering Framework
A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses
A Brain-Machine Interface Operating with a Real-Time Spiking Neural Network Control Algorithm
Improving Spiking Dynamical Networks: Accurate Delays, Higher-Order Synapses, and Time Cells
Point Neurons with Conductance-Based Synapses in the Neural Engineering Framework
...
1
2
3
...