Methodology for propagating technology trade-offs over memory modules to the application level


In this paper we show how to exploit energy-delay trade-offs that exist due to the different options for the technology parameters for the implementation of interconnect wires. We also evaluate how these trade-offs can be propagated to the memory module level, so we can minimise the power consumption of the entire memory organisation. Our approach is that… (More)


2 Figures and Tables

Slides referencing similar topics