Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers

@article{Wu2009MethodFA,
  title={Method for a Constant Loop Bandwidth in LC-VCO PLL Frequency Synthesizers},
  author={Ting Wu and P. Hanumolu and K. Mayaram and U. Moon},
  journal={IEEE Journal of Solid-State Circuits},
  year={2009},
  volume={44},
  pages={427-435}
}
An LC-VCO based phase-locked loop (PLL) frequency synthesizer which incorporates loop bandwidth tracking is described. In order to minimize loop bandwidth variations resulting from changes in the LC-VCO gain, the proposed PLL employs an averaging varactor based split-tuned LC-VCO and a servo loop which sets the charge-pump current to be inversely proportional to the square of the oscillation frequency. The combination of these techniques maintains a constant loop bandwidth over a wide range of… Expand
82 Citations
The LC-VCO PLL frequency synthesizers with constant loop bandwidth
A 3.45–4.22 GHz PLL frequency synthesizer with constant loop bandwidth for WLAN applications
  • 5
A high-performance LC-VCO based adaptive bandwidth, adaptive jitter phase locked loop
  • 1
Design Considerations for Autocalibrations of Wide-Band ΔΣ Fractional-N PLL Synthesizers
  • 2
  • PDF
A linearized voltage-controlled oscillator for dual-path phase-locked loops
  • 1
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 18 REFERENCES
A 4.2 GHz PLL Frequency Synthesizer with an Adaptively Tuned Coarse Loop
  • 16
  • PDF
An improved CMOS ring oscillator PLL with less than 4ps RMS accumulated jitter
  • 58
Modeling, design and characterization of a new low-jitter analog dual tuning LC-VCO PLL architecture
  • 47
A uniform bandwidth PLL using a continuously tunable single-input dual-path LC VCO for 5Gb/s PCI express Gen2 application
  • 17
A spur-reduction technique for a 5-GHz frequency synthesizer
  • 57
A Versatile 90-nm CMOS Charge-Pump PLL for SerDes Transmitter Clocking
  • 62
  • Highly Influential
An integrated CMOS RF synthesizer for 802.11a wireless LAN
  • 110
A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications
  • 54
A fully integrated CMOS DCS-1800 frequency synthesizer
  • J. Craninckx, M. Steyaert
  • Engineering, Physics
  • 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)
  • 1998
  • 276
  • PDF
A Polar Loop Transmitter with Digital Interface including a Loop-Bandwidth Calibration System
  • Y. Akamine, S. Tanaka, +5 authors Y. Kimura
  • Engineering, Computer Science
  • 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
  • 2007
  • 23
...
1
2
...