Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances


In this paper we present a new clustered mesh FPGA architecture where each cluster local interconnect is implemented as an MFPGA tree network [6]. Unlike previous clustered mesh architectures, the mesh of tree allows us to consider large clusters sizes (thanks to MFPGA depopu-lated local interconnect). Experimentation shows that we obtain a reduction of 14% in switches number and 2 times in the placement and routing run time. Furthermore, compared to MFPGA, the mesh of tree achieves full routability of all MCNC benchmarks since we can easily control both clusters LUTs occupation and mesh channel width.

DOI: 10.1109/NOCS.2007.27

Extracted Key Phrases

16 Figures and Tables

Showing 1-10 of 10 references

Architecture and CAD for Deep-Submicron FPGAs

  • V Betz, A Marquardt, J Rose
  • 1999
1 Excerpt

Statistical cooling: A general approach to combinatorial optimisation problems

  • Debont Aarts, Habers
  • 1985

Optimisation by simulated annealing

  • Gelatt Kirkpatrick, Hecchi
  • 1983