Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures

@inproceedings{Balasubramonian2000MemoryHR,
  title={Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures},
  author={Rajeev Balasubramonian and David H. Albonesi and Alper Buyuktosunoglu and Sandhya Dwarkadas},
  booktitle={MICRO},
  year={2000}
}
Conventional microarchitectures choose a single memory hierarchy design point targeted at the average application. In this paper, we propose a cache and TLB layout and design that leverages repeater insertion to provide dynamic low-cost configurability trading off size and speed on a per application phase basis. A novel configuration management algorithm dynamically detects phase changes and reacts to an application’s hit and miss intolerance in order to improve memory hierarchy performance… CONTINUE READING
Highly Influential
This paper has highly influenced 34 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 449 citations. REVIEW CITATIONS
300 Citations
5 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 300 extracted citations

450 Citations

02040'98'02'07'12'17
Citations per Year
Semantic Scholar estimates that this publication has 450 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-5 of 5 references

Private communication

  • J. Fleischman
  • October
  • 1999
Highly Influential
4 Excerpts

Technology Scaling and Its Impact on Cache Delay

  • G. McFarland.CMOS
  • PhD thesis,
  • 1997
Highly Influential
10 Excerpts

Similar Papers

Loading similar papers…