Memory coherence in the age of multicores

@article{Lis2011MemoryCI,
  title={Memory coherence in the age of multicores},
  author={Mieszko Lis and Keun Sup Shim and Myong Hyon Cho and Srinivas Devadas},
  journal={2011 IEEE 29th International Conference on Computer Design (ICCD)},
  year={2011},
  pages={1-8}
}
As we enter an era of exascale multicores, the question of efficiently supporting a shared memory model has become of paramount importance. On the one hand, programmers demand the convenience of coherent shared memory; on the other, growing core counts place higher demands on the memory subsystem and increasing on-chip distances mean that interconnect delays are becoming a significant part of memory access latencies. In this article, we first review the traditional techniques for providing a… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 18 CITATIONS

Cache coherence for GPU architectures

  • 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)
  • 2013
VIEW 18 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

TC-Release++: An Efficient Timestamp-Based Coherence Protocol for Many-Core Architectures

  • IEEE Transactions on Parallel and Distributed Systems
  • 2017
VIEW 7 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Efficient Timestamp-Based Cache Coherence Protocol for Many-Core Architectures

  • ICS
  • 2016
VIEW 6 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications

  • 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

I/O Stack Optimization for Efficient and Scalable Access in FCoE-Based SAN Storage

  • IEEE Transactions on Parallel and Distributed Systems
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

Power-aware virtual machine mapping in the data-center-on-a-chip paradigm

  • 2016 IEEE 34th International Conference on Computer Design (ICCD)
  • 2016

References

Publications referenced by this paper.
SHOWING 1-10 OF 35 REFERENCES

Deadlock-free fine-grained thread migration

  • Proceedings of the Fifth ACM/IEEE International Symposium
  • 2011
VIEW 2 EXCERPTS

Scalable, accurate multicore simulation in the 1000-core era

  • (IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE
  • 2011
VIEW 1 EXCERPT

PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches

  • 2009 IEEE 15th International Symposium on High Performance Computer Architecture
  • 2009