Memory Performance Analysis for Parallel Programs Using Concurrent Reuse Distance

@inproceedings{Wu2010MemoryPA,
  title={Memory Performance Analysis for Parallel Programs Using Concurrent Reuse Distance},
  author={Meng-Ju Wu and Donald Yeung},
  year={2010}
}
Performance on multicore processors is determined largely by on-chip cache. Computer architects have conducted numerous studies in the past that vary core count and cache capacity as well as problem size to understand impact on cache behavior. These studies are very costly due to the combinatorial design spaces they must explore. Reuse distance (RD) analysis can help architects explore multicore cache performance more efficiently. One problem, however, is multicore RD analysis requires… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 27 REFERENCES

Victim replication: maximizing capacity while hiding wire delay in tiled chip multiprocessors

  • 32nd International Symposium on Computer Architecture (ISCA'05)
  • 2005
VIEW 13 EXCERPTS
HIGHLY INFLUENTIAL

Miss rate prediction across all program inputs

  • 2003 12th International Conference on Parallel Architectures and Compilation Techniques
  • 2003
VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

Multicore-aware reuse distance analysis

  • 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW)
  • 2010
VIEW 2 EXCERPTS

McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures

  • 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
  • 2009
VIEW 2 EXCERPTS

Program locality analysis using reuse distance

  • ACM Trans. Program. Lang. Syst.
  • 2009
VIEW 2 EXCERPTS

The PARSEC benchmark suite: Characterization and architectural implications

  • 2008 International Conference on Parallel Architectures and Compilation Techniques (PACT)
  • 2008
VIEW 1 EXCERPT