Memory Ordering in Modern Microprocessors

@inproceedings{McKenney2005MemoryOI,
  title={Memory Ordering in Modern Microprocessors},
  author={Paul E. McKenney},
  year={2005}
}
Memory accesses are among the slowest of a CPU’s operations, due to the fact that Moore’s law has increased CPU instruction performance at a much greater rate than it has increased memory performance. This difference in performance increase means that memory operations have been getting increasingly expensive compared to simple register-to-register instructions. Modern CPUs sport increasingly large caches in order to reduce the overhead of these expensive memory accesses. These caches can be… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-6 of 6 references

PowerPC storage model and AIX programming

M. LYONS, E. SILHA, HAY
developerworks/eserver/articles/ powerpc.html [Viewed: January • 2005
View 1 Excerpt

z / Architecture principles of operation

I NTERNATIONAL B USINESS M ACHINES C ORPO-RATION.
IA - 32 Intel Architecture Software Developer ’ s Manual Volume 3 : System Programming Guide • 2004

Memory consistency models for shared-memory multiprocessors

K. GHRACHORLOO
Tech. Rep. CSL-TR-95-685, • 1995
View 1 Excerpt

Similar Papers

Loading similar papers…