Memory Centric Interconnection Mechanism for Message Passing in Parallel Systems

@inproceedings{Li1998MemoryCI,
  title={Memory Centric Interconnection Mechanism for Message Passing in Parallel Systems},
  author={Yamin Li and Sanli Li and Wanming Chu},
  year={1998}
}
The Interconnection Network (IN) connecting computing nodes in parallel systems has become one of the key research issues in parallel computer architecture. Traditionally, the INs in parallel systems for message passing have been built on the basis of logic circuits with different topology structures. Currently, the bandwidth of data transmission for message passing in available parallel systems reaches the magnitude of Gbps. In this paper, we investigate a kind of interconnection network based… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 11 REFERENCES

350 MHz time-multiplexed 8-port SRAM and word size variable multiplier for multimedia DSP

  • 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC
  • 1996
VIEW 1 EXCERPT

Strategies for Massively Parallel Simulation of Interconnection

M. Jarczyk, T. Schwederski
  • Networks”,Proceedings of Int’l Conf. on Parallel Processing, pp I.21-25,
  • 1994
VIEW 1 EXCERPT

Strategies for Massively Parallel Simulation of Interconnection Networks ”

T. Schwederski M. Jarczyk
  • Proceedings of Int ’ l Conf . on Parallel Processing
  • 1994

Active Messages: A Mechanism for Integrated Communication and Computation

  • [1992] Proceedings the 19th Annual International Symposium on Computer Architecture
  • 1992
VIEW 1 EXCERPT