Memory Architecture Exploration Framework for Cache Based Embedded SOC

  title={Memory Architecture Exploration Framework for Cache Based Embedded SOC},
  author={T. R. Kumar and C. Ravikumar and R. Govindarajan},
  journal={21st International Conference on VLSI Design (VLSID 2008)},
Today's feature-rich multimedia products require embedded system solution with complex System-on-Chip (SoC) to meet market expectations of high performance at a low cost and lower energy consumption. The memory architecture of the embedded system strongly influences critical system design objectives like area, power and performance. Hence the embedded system designer performs a complete memory architecture exploration to custom design a memory architecture for a given set of applications… Expand
9 Citations
Performance per power optimum cache architecture for embedded applications, a design space exploration
  • 3
Fast, Accurate On-Chip Data Memory Performance Estimation
  • 2
Cache power and performance tradeoffs for embedded applications
  • 8
Multi objective design space exploration of cache for embedded applications
  • 4
A Method for Estimation of Safe and Tight WCET in Multicore Memory Hierarchies
  • PDF


Cache conscious data layout organization for embedded multimedia applications
  • 38
  • PDF
Heterogeneous memory management for embedded systems
  • 87
  • PDF
An Array Allocation Scheme for Energy Reduction in Partitioned Memory Architectures
  • 4
  • PDF
Dynamic allocation for scratch-pad memory using compile-time decisions
  • 226
  • PDF
Cache-conscious structure layout
  • 361
  • PDF
Cache-conscious data placement
  • 286
  • PDF
Making Pointer-Based Data Structures Cache Conscious
  • 106
  • PDF
Improving Cache Locality by a Combination of Loop and Data Transformation
  • 115
  • PDF