Maximum Sequence Length MASH Digital Delta–Sigma Modulators

@article{Hosseini2007MaximumSL,
  title={Maximum Sequence Length MASH Digital Delta–Sigma Modulators},
  author={Kaveh Hosseini and Michael Peter Kennedy},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  year={2007},
  volume={54},
  pages={2628-2638}
}
This paper presents a modified structure for the first-order digital delta-sigma modulator (DDSM) which yields the maximum sequence length (N) for all constant digital inputs and for all initial conditions. Using this structure, MultistAge noise-SHaping (MASH) DDSMs are developed which, for a constant input, always have a sequence length of Nl regardless of the initial conditions and input value, where N is the sequence length of each stage and l is the number of the first-order stages used in… CONTINUE READING
Highly Cited
This paper has 66 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 49 extracted citations

Spur-Free MASH Delta-Sigma Modulation

IEEE Transactions on Circuits and Systems I: Regular Papers • 2010
View 8 Excerpts
Highly Influenced

Maximizing the sequence length in a MASH delta sigma modulator by dithering

2009 IEEE MTT-S International Microwave Symposium Digest • 2009
View 7 Excerpts
Highly Influenced

A 16–20 GHz LO system with 115 fs jitter for 24–30 GHz 5G in 28 nm FD-SOI CMOS

ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference • 2017
View 1 Excerpt

A Class of 1-Bit Multi-Step Look-Ahead $\Sigma $ - $\Delta $ Modulators

IEEE Transactions on Circuits and Systems I: Regular Papers • 2017
View 1 Excerpt

66 Citations

0510'09'12'15'18
Citations per Year
Semantic Scholar estimates that this publication has 66 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 14 references

LSB Dithering in MASH Delta–Sigma D/A Converters

IEEE Transactions on Circuits and Systems I: Regular Papers • 2007
View 20 Excerpts
Highly Influenced

A practical /spl Delta/-/spl Sigma/ modulator design method based on periodical behavior analysis

IEEE Transactions on Circuits and Systems II: Express Briefs • 2005
View 10 Excerpts
Highly Influenced

On randomization of digital delta-sigma modulators with DC inputs

2006 IEEE International Symposium on Circuits and Systems • 2006

Digital to Digital Sigma-Delta Modulator and Digital Frequency Synthesizer Incorporating the Same

P. Level, S. Ramet, L. Camino
U.S. Patent 6 822 593 B2, Nov. 23, 2004. • 2004
View 1 Excerpt

A 17 mW transmitter and frequency synthesizer for 900 MHz GSM fully integrated in 0.35-/spl mu/m CMOS

2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302) • 2002

A CMOS monolithic - -controlled fractional-N frequency synthesizer for DCS-1800

B. D. Muer, M.S.J. Steyaert
IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 835–844, Jul. 2002. • 2002

Similar Papers

Loading similar papers…