Maximizing throughput over parallel wire structures in the deep submicrometer regime

@article{Pamunuwa2003MaximizingTO,
  title={Maximizing throughput over parallel wire structures in the deep submicrometer regime},
  author={Dinesh Pamunuwa and Lirong Zheng and Hannu Tenhunen},
  journal={IEEE Trans. VLSI Syst.},
  year={2003},
  volume={11},
  pages={224-243}
}
In a parallel multiwire structure, the exact spacing and size of the wires determine both the resistance and the distribution of the capacitance between the ground plane and the adjacent signal carrying conductors, and have a direct effect on the delay. Using closed-form equations that map the geometry to the wire parasitics and empirical switch factor based delay models that show how repeaters can be optimized to compensate for dynamic effects, we devise a method of analysis for optimizing… CONTINUE READING
Highly Cited
This paper has 92 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 64 extracted citations

Low-Power, High-Speed Transceivers for Network-on-Chip Communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2009
View 5 Excerpts
Highly Influenced

Interconnect modeling for improved system-level design optimization

2008 Asia and South Pacific Design Automation Conference • 2008
View 13 Excerpts
Highly Influenced

Greening Video Distribution Networks

Computer Communications and Networks • 2018
View 11 Excerpts
Highly Influenced

Accurate Predictive Interconnect Modeling for System-Level Design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2010
View 4 Excerpts
Highly Influenced

Bandwidth-Centric Optimisation for Area-Constrained Links with Crosstalk Avoidance Methods

2008 Design, Automation and Test in Europe • 2008
View 5 Excerpts
Highly Influenced

Implementation of Multioperations in Thick Control Flow Processors

2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) • 2018
View 1 Excerpt

Supporting concurrent memory access in TCF-aware processor architectures

2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) • 2017

93 Citations

01020'03'06'10'14'18
Citations per Year
Semantic Scholar estimates that this publication has 93 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 53 references

On-Chip Inductance in High Speed Integrated Circuits

Y. I. Ismail, E. G. Friedman
Norwell, MA: Kluwer, • 2001
View 2 Excerpts

On-chip wiring design challenges for gigahertz operation

A. Deutsch, P. W. Coteus, +5 authors P. J. Restle
IEEE Special Issue on Interconnections, vol. 89, pp. 529–555, Apr. 2001. • 2001
View 1 Excerpt

The future of wires

R. Ho, K. W. Mai, M. A. Horowitz
IEEE Special Issue on Interconnections , vol. 89, pp. 490–504, Apr. 2001. • 2001
View 1 Excerpt

Similar Papers

Loading similar papers…