Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint

@article{Lee2013MappingAS,
  title={Mapping and Scheduling of Tasks and Communications on Many-Core SoC Under Local Memory Constraint},
  author={Jinho Lee and Moo-Kyoung Chung and Yeon-Gon Cho and Soojung Ryu and Jung Ho Ahn and Ki Young Choi},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2013},
  volume={32},
  pages={1748-1761}
}
There has been extensive research on mapping and scheduling tasks on a many-core SoC. However, none considers the optimization of communication types, which can significantly affect performance, energy consumption, and local memory usage of the SoC. This paper presents an approach to automatic mapping and scheduling of tasks and communications on a many-core SoC. The key idea is to decide the type of each communication between message passing and shared memory when we do the mapping and… CONTINUE READING

Results and Topics from this paper.

Key Quantitative Results

  • Experiments show that our algorithm achieves on average 50.1% lower energy consumption, 21.0% higher throughput, and 64.9% lower energy- delay product, compared to shared memory only communication.

Citations

Publications citing this paper.
SHOWING 1-10 OF 10 CITATIONS

Traffic-Aware Application Mapping for Network-on-Chip Based Multiprocessor System-on-Chip

  • 2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium on Cyberspace Safety and Security, and 2015 IEEE 12th International Conference on Embedded Software and Systems
  • 2015
VIEW 9 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Efficient Scheduling Mechanism for Performance-Heterogeneous Multi-core Processor

  • 2014 5th International Conference on Digital Home
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 48 REFERENCES

Bandwidth-constrained mapping of cores onto NoC architectures

  • Proceedings Design, Automation and Test in Europe Conference and Exhibition
  • 2004
VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

An 800MHz 320mW 16-core processor with message-passing and shared-memory inter-core communication mechanisms

  • 2012 IEEE International Solid-State Circuits Conference
  • 2012
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Memory-aware mapping and scheduling of tasks and communications on many-core SoC

  • 17th Asia and South Pacific Design Automation Conference
  • 2012
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

1 CACTI 4 . 0

VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Energy- and performance-aware mapping for regular NoC architectures

  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 2005
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Exploring NoC mapping strategies: an energy and timing aware technique

  • Design, Automation and Test in Europe
  • 2005
VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

A scheduling approach for packet-switched on-chip networks

  • 2011 International Conference on Communications, Computing and Control Applications (CCCA)
  • 2011
VIEW 1 EXCERPT

A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS

  • 2010 IEEE International Solid-State Circuits Conference - (ISSCC)
  • 2010
VIEW 3 EXCERPTS

MEDEA: a hybrid shared-memory/message-passing multiprocessor NoC-based architecture

  • 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)
  • 2010
VIEW 3 EXCERPTS

Similar Papers