Maintaining Digital Clocks In StepAnish ARORA


A system of simultaneously triggered clocks is designed to be stabilizing: if the clock values ever diier, the system is guaranteed to converge to a state where all clock values are identical, and are subsequently maintained to be identical. For an N-clock system, the design uses N registers of 2 log N bits each and guarantees convergence to identical… (More)


Figures and Tables

Sorry, we couldn't extract any figures or tables for this paper.

Slides referencing similar topics