Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware

@article{Balkesen2013MainmemoryHJ,
  title={Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware},
  author={Cagri Balkesen and Jens Teubner and Gustavo Alonso and M. Tamer {\"O}zsu},
  journal={2013 IEEE 29th International Conference on Data Engineering (ICDE)},
  year={2013},
  pages={362-373}
}
  • Cagri Balkesen, Jens Teubner, +1 author M. Tamer Özsu
  • Published in
    IEEE 29th International…
    2013
  • Computer Science
  • The architectural changes introduced with multi-core CPUs have triggered a redesign of main-memory join algorithms. In the last few years, two diverging views have appeared. One approach advocates careful tailoring of the algorithm to the architectural parameters (cache sizes, TLB, and memory bandwidth). The other approach argues that modern hardware is good enough at hiding cache and TLB miss latencies and, consequently, the careful tailoring can be omitted without sacrificing performance. In… CONTINUE READING

    Create an AI-powered research feed to stay up to date with new papers like this posted to ArXiv

    Citations

    Publications citing this paper.
    SHOWING 1-10 OF 179 CITATIONS

    Is FPGA Useful for Hash Joins?

    VIEW 9 EXCERPTS
    CITES BACKGROUND, METHODS & RESULTS
    HIGHLY INFLUENCED

    Informed Prefetching for Indirect Memory Accesses1

    VIEW 6 EXCERPTS
    CITES BACKGROUND
    HIGHLY INFLUENCED

    Is FPGA Useful for Hash Joins? Exploring Hash Joins on Coupled CPU-FPGA Architecture

    VIEW 9 EXCERPTS
    CITES BACKGROUND, METHODS & RESULTS
    HIGHLY INFLUENCED

    Joins on high-bandwidth memory: a new level in the memory hierarchy

    VIEW 9 EXCERPTS
    CITES METHODS & BACKGROUND
    HIGHLY INFLUENCED

    Array Tracking Prefetcher for Indirect Accesses

    VIEW 5 EXCERPTS
    CITES BACKGROUND
    HIGHLY INFLUENCED

    Customized OS kernel for data-processing on modern hardware

    • 2018
    VIEW 4 EXCERPTS
    CITES BACKGROUND
    HIGHLY INFLUENCED

    Joins in a heterogeneous memory hierarchy: exploiting high-bandwidth memory

    VIEW 8 EXCERPTS
    CITES BACKGROUND & METHODS
    HIGHLY INFLUENCED

    FILTER CITATIONS BY YEAR

    2013
    2020

    CITATION STATISTICS

    • 39 Highly Influenced Citations

    • Averaged 28 Citations per year from 2017 through 2019

    • 45% Increase in citations per year in 2019 over 2018

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 19 REFERENCES

    Optimizing Main-Memory Join on Modern Hardware

    VIEW 9 EXCERPTS
    HIGHLY INFLUENTIAL

    Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs

    • A. Fog
    • http: //www.agner.org/optimize/instruction tables.pdf, online, accessed July 2012.
    • 2012
    VIEW 1 EXCERPT

    Intel 64 and IA-32 architectures optimization reference manual

    • Intel
    • http://www.intel.com/content/dam/doc/manual/ 64-ia-32-architectures-optimization-manual.pdf, online, accessed July 2012.
    • 2012
    VIEW 1 EXCERPT

    Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware

    • C. Balkesen, J. Teubner, G. Alonso, M. T. Özsu
    • ETH Zurich, Systems Group, Tech. Rep., Nov. 2012.
    • 2012
    VIEW 1 EXCERPT

    Source code of main-memory hash join algorithms for multi-core CPUs

    • S. Blanas, J. M. Patel
    • http://pages.cs.wisc.edu/∼sblanas/files/ multijoin.tar.bz2, online, accessed April 2012.
    • 2012
    VIEW 2 EXCERPTS

    UltraSPARC T2TM supplement to the UltraSPARC architecture 2007

    • Sun
    • http://sosc-dr.sun.com/processors/UltraSPARC-T2/docs/ UST2-UASuppl-HP-ext.pdf, online, accessed July 2012.
    • 2012
    VIEW 1 EXCERPT