Magic: A VLSI Layout System

@article{Ousterhout1984MagicAV,
  title={Magic: A VLSI Layout System},
  author={John K. Ousterhout and Gordon T. Hamachi and Robert N. Mayo and Walter S. Scott and George S. Taylor},
  journal={21st Design Automation Conference Proceedings},
  year={1984},
  pages={152-159}
}
Magic is a "smart" layout system for integrated circuits. The user interface is based on a new design style called logs, which combines the efficiency of mask-level design with the flexibility of symbolic design. The system incorporates expertise about design rules and connectivity directly into the layout system in order to implement powerful new operations, including: a continuous design-rule checker that operates in background to maintain an up-to-date picture of violations; an operation… 

Figures and Tables from this paper

The MADMACS layout system

A Design by Example Regular Strcture Generator

TLDR
Technical issues concerning the automated generation of highly regular VLSI circuit layouts (e.g. RAMs, PLAs, systolic arrays) that are crucial to the designability and realizability of large V LSI systems are investigated.

A design by example regular structure generator

TLDR
Technical issues concerning the automated generation of highly regular VLSI circuit layouts (e.g. RAMs, PLAs, systolic arrays) that are crucial to the designability and realizability of large V LSI systems are investigated.

MCNC's Vertically Integrated Symbolic Design System

This paper describes the VIVID (Vertically Integrated VLSI Design) System developed at the Microelectronics Center of North Carolina. The system is based on a symbolic, virtual-grid design

A CAD tool for circuit extraction from VLSI layout cells

  • H. MartinR. Ram
  • Business, Computer Science
    Proceedings. IEEE Energy and Information Technologies in the Southeast'
  • 1989
TLDR
The authors present an approach to converting and displaying a VLSI layout definition file, such as one produced by the MAGIC layout editing system, into a circuit diagram, and demonstrate that the circuit diagram developed by such a CAD (computer-aided design) tool can be useful in verification of layout.

Tailor: a layout system based on trapezoidal corner stitching

TLDR
A VLSI layout design system named Tailor, which consists of a well-integrated set of tools, including a window-driven editor, an incremental design rule checker, a circuit extractor, a one-dimensional compactor, a channel-based global router, and a transistor size optimizer.

SGRED-a symbolic graphics editor for VLSI layout

TLDR
An overview is presented of SGRED, a third-generation connectivity-based symbolic layout editor for integrated circuits, and a summary of the fast turnaround times achieved by chip designers using this editor.

Set-and-see switch-level simulation for VLSI functional verification

  • J.W. Smith
  • Computer Science
    Proceedings of the 39th Midwest Symposium on Circuits and Systems
  • 1996
TLDR
An interactive "set-and-see" simulator that combines the Magic VLSI layout editor and the Esim switch-level simulator in a unique way and suggests the same mode of operation with other editors/simulators.

Design and implementation of three-dimensional logic structures

TLDR
A computer-aided-design (CAD) system is developed that assists in the design of novel three-dimensional integrated circuits and the software tools are used to design a ring oscillator, a 3-D static RAM, and a3-D cellular automata machine.

A Practical CAD System Application for Full Custom VLSI Microcomputer Chips

TLDR
A practical CAD system application for layout and verification, resulting in producible full-cutom VLSI microcomputer chips, with manpower reduction by more than half and a 1600-transistors compaction output smaller by 365 mils/sup 2/ than that manually compacted.
...

References

SHOWING 1-10 OF 20 REFERENCES

A Vertically Integrated VLSI Design Environment

A VLSI design system called VIVID is the heart of a newly developed, vertically integrated design environment. This environment provides support for all phases of design from high-level system

Mulga — an interactive symbolic layout system for the design of integrated circuits

  • N. Weste
  • Computer Science
    The Bell System Technical Journal
  • 1981
TLDR
This paper describes a new compaction algorithm that allows the interactive editing, layout compaction, circuit connectivity extraction, parasitic audit, and timing simulation of MOS ICs within the symbolic domain through an intermediate circuit description language.

Virtual Grid Symbolic Layout

  • N. Weste
  • Computer Science
    18th Design Automation Conference
  • 1981
TLDR
A new compaction strategy which uses the concept of a virtual grid is presented, both simple and fast, an attribute which allows the designer to conveniently interact with the algorithm to optimize a layout.

STICKS - A graphical compiler for high level LSl design

TLDR
STICKS is a computer aided design system which frees the designer from the tedious aspects of IC design and allows him to concentrate on the more creative and necessarily human side of the design process.

Magic's Incremental Design-Rule Checker

TLDR
The basic rule checker, which operates on edges in the layout, and the techniques used to perform incremental checking on hierarchical designs are described.

Corner Stitching: A Data-Structuring Technique for VLSI Layout Tools

  • J. Ousterhout
  • Computer Science
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • 1984
TLDR
The algorithms are presented under a simplified model of VLSI circuits, and the storage requirements of the structure are discussed.

The "PI" (Placement And Interconnect) System

  • R. Rivest
  • Computer Science
    19th Design Automation Conference
  • 1982
TLDR
The structure of PI is reviewed, and details on the signal-routing heuristics are presented, focusing on the definition of "channels", the global router, the "crossing placer", and the channel routers.

Plowing: Interactive Stretching and Compaction in Magic

TLDR
The plowing operation and the algorithm used to implement it are presented, allowing portions of it to be rearranged while preserving connectivity and layout-rule correctness in Manhattan VLSI layouts.

The User Interface and Implementation of Caesar

TLDR
The rendering of mask information on color displays is done with a novel combination of transparent and opaque layers that clarifies layer interactions even in the presence of a large number of mask layers.

Architecture of SOAR: Smalltalk on a RISC

TLDR
Initial evaluations of the effectiveness of the SOAR architecture by compiling and simulating benchmarks, and will prove SOAR's feasibility by fabricating a 35,000-transistor SOAR chip suggest that a Reduced Instruction Set Computer can provide high performance in an exploratory programming environment.