Corpus ID: 8856298

MSP Liberator ASIC Design Flow Produces Full Custom Performance Required for Next Generation Military Electronics

@inproceedings{Snapp2002MSPLA,
  title={MSP Liberator ASIC Design Flow Produces Full Custom Performance Required for Next Generation Military Electronics},
  author={W. Snapp and P. Haug and D. Sunderland and R. Brees and C. Sechen},
  year={2002}
}
Next generation military systems and other national security applications require advanced digital signal processing electronics implemented in highly optimized ASICs with Mission Specific Processing Architectures. But there is a problem that currently blocks these systems from fully exploiting the potential of integrated circuit technology. Aerospace ASICs are typically, of economic necessity, designed differently and significantly suboptimally relative to high volume standard products. The… Expand
1 Citations

Figures and Tables from this paper

Automated Design Space Exploration for Digital Hardware
TLDR
This paper details the use of the Synplicity physical synthesis toolsets for FPGAs on the UT Solaris workstation cluster, evaluation of thesynplicityPhysical synthesis toolset to determine their efficacy in achieving multiple solutions over the power-delay-area design space and Evaluation of the Liberator toolset for ASIC design to determine its efficacy in achieve multiple solutions. Expand

References

SHOWING 1-4 OF 4 REFERENCES
Application of output prediction logic to differential CMOS
  • S. Kio, L. McMurchie, C. Sechen
  • Mathematics
  • Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems
  • 2001
We apply the output prediction logic (OPL) technique to the differential CMOS logic family. Including the effects of process, voltage and temperature (PVT) variations, we show that OPL differentialExpand
Closing the Gap Between ASIC and Custom
  • Kluwer Academic Publishers,
  • 2002
Final Report - Multi-Mission, Multi- Kernel Processor Study
  • November 15, 2002.
  • 2002
Figure 7. Optimization Results
  • Figure 7. Optimization Results