MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip

  title={MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip},
  author={T. R. Kumar and C. Ravikumar and R. Govindarajan},
  journal={2007 Asia and South Pacific Design Automation Conference},
The memory subsystem is a major contributor to the performance, power, and area of complex SoCs used in feature rich multimedia products. Hence, memory architecture of the embedded DSP is complex and usually custom designed with multiple banks of single-ported or dual ported on-chip scratch pad memory and multiple banks of off-chip memory. Building software for such large complex memories with many of the software components as individually optimized software IPs is a big challenge. In order to… Expand
3 Citations
Loop Kernel Pipelining Mapping onto Coarse-Grained Reconfigurable Architecture for Data-Intensive Applications
  • 11
A review of bioinspired computer‐aided design tools for hardware design
  • 2


Layout-driven memory synthesis for embedded systems-on-chip
  • 81
Heterogeneous memory management for embedded systems
  • 87
  • PDF
Partitioning for DSP Software Synthesis
  • 15
Exploiting dual data-memory banks in digital signal processors
  • 116
  • PDF
Data memory design considering effective bitwidth for low-energy embedded systems
  • 36
  • PDF
Variable partitioning for dual memory bank DSPs
  • R. Leupers, Daniel Kotte
  • Computer Science
  • 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221)
  • 2001
  • 61
  • PDF
Power modeling of embedded memories
  • 2
Storage allocation for embedded processors
  • 97
  • PDF