MARTE vs. AADL for Discrete-Event and Discrete-Time Domains

@inproceedings{Mallet2008MARTEVA,
  title={MARTE vs. AADL for Discrete-Event and Discrete-Time Domains},
  author={F. Mallet and R. Simone},
  booktitle={FDL},
  year={2008}
}
Real-time embedded applications tend to combine periodic and aperiodic computations. Modeling standards must then support both discrete-time and discrete-event models of computation and communication whereas they historically pertain to two different communities: asynchronous and synchronous designers. In this article, two emerging standards of the domain (MARTE and AADL) are compared and their ability to tackle this issue is assessed. We plead for combining both standards and show how MARTE… Expand
9 Citations
Models of Architecture for DSP Systems
  • 1
  • PDF
Logical Time in Model-Driven Engineering
  • 5
The Time Model of Logical Clocks Available in the OMG MARTE Profile
  • 23
Schedulability Analysis with CCSL Specifications
  • 10
Models, Methods and Tools for Bridging the Design Productivity Gap of Embedded Signal Processing Systems
  • 3
  • PDF
Modélisation de plate-forme avionique pour exploration de performance en avance de phase
  • PDF

References

SHOWING 1-10 OF 18 REFERENCES
Dealing with AADL End-to-End Flow Latency with UML MARTE
  • S. Lee, F. Mallet, R. Simone
  • Computer Science
  • 13th IEEE International Conference on Engineering of Complex Computer Systems (iceccs 2008)
  • 2008
  • 26
  • PDF
Modeling AADL Data Communications with UML MARTE
  • 10
Modeling time(s)
  • 126
  • PDF
Clock Constraints in UML/MARTE CCSL
  • 31
  • PDF
Flow Latency Analysis with the Architecture Analysis and Design Language (AADL)
  • 80
  • Highly Influential
  • PDF
TTCAN: a new time-triggered controller area network
  • 154
  • Highly Influential
AADL modeling and analysis of hierarchical schedulers
  • 22
  • PDF
MARTE: Also an UML Profile for Modeling AADL Applications
  • 98
The synchronous languages 12 years later
  • 906
  • PDF
Clock constraint specification language: specifying clock constraints with UML/MARTE
  • F. Mallet
  • Computer Science
  • Innovations in Systems and Software Engineering
  • 2008
  • 86
  • PDF
...
1
2
...