Low-power adiabatic SRAM

@article{Jamima2011LowpowerAS,
  title={Low-power adiabatic SRAM},
  author={Hides Jamima and Yasuhiro Takahashi and Toshikazu Sekine},
  journal={2011 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS)},
  year={2011},
  pages={1-4}
}
This paper presents a new adiabatic static random access memory (SRAM). The proposed adiabatic SRAM uses two trapezoidal-wave pulses and resembles behavior of static CMOS 4T-SRAM. The elementary cell structure of proposed SRAM consists of two high load resistors which is constructed of PMOS, a cross-coupled NMOS pair and NMOS switch which is necessary to restrict short circuit current. From the simulation results, we show that the energy consumption of the proposed circuit is lower than that of… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 20 references

Similar Papers

Loading similar papers…