Low power VLSI architectures for one bit transformation based fast motion estimation

@article{Chatterjee2010LowPV,
  title={Low power VLSI architectures for one bit transformation based fast motion estimation},
  author={Sumit Kumar Chatterjee and Indrajit Chakrabarti},
  journal={IEEE Transactions on Consumer Electronics},
  year={2010},
  volume={56}
}
In the present paper, architectures implementing fixed block size and variable block size (VBS) motion estimation (ME) algorithms on one bit transformed (1-BT) image frames have been presented. The proposed architectures perform ME by applying diamond search (DS) algorithm on 1-BT image frames. The 1-BT based ME is usually performed by applying full search (FS) algorithm. Our simulation results reveal that the application of DS on 1-BT based ME can significantly reduce the computational… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-8 OF 8 CITATIONS

Implementation of weighted constrained one-bit transformation based fast motion estimation

VIEW 14 EXCERPTS
CITES BACKGROUND & METHODS

A review report on low power VLSI systems analysis and modeling techniques

Motion Estimation for Video Coding - Efficient Algorithms and Architectures

VIEW 2 EXCERPTS
CITES RESULTS & METHODS

Power efficient motion estimation algorithm and architecture based on pixel truncation

VIEW 1 EXCERPT
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 19 REFERENCES

Multiplication-Free One-Bit Transform and Diamond Search Combination for Fast Binary Block Motion Estimation

VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

High performance hardware architectures for one bit transform based motion estimation

VIEW 9 EXCERPTS
HIGHLY INFLUENTIAL

Low-complexity block-based motion estimation via one-bit transforms

VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

A high-performance reconfigurable VLSI architecture for VBSME in H.264,

  • C. Wei, H. Hui, T. Jiarong, M. Hao
  • IEEE Trans. Consumer Electron.,
  • 2008
VIEW 1 EXCERPT

Low power H.264 deblocking filter hardware implementations

VIEW 1 EXCERPT

Memory bandwidth efficient hardware architecture for AVS encoder

Constrained One-Bit Transform for Low Complexity Block Motion Estimation

Early Termination Scheme for Binary Block Motion Estimation

VIEW 1 EXCERPT