Low-cost through-hole electrode interconnection for 3D-SiP using room-temperature bonding

@article{Tanaka2006LowcostTE,
  title={Low-cost through-hole electrode interconnection for 3D-SiP using room-temperature bonding},
  author={Nobuo Tanaka and Y. Yoshimura and Toyoki Naito and Chuichi Miyazaki and Tomohiro Uematsu and Kazuma Hanada and Nenad Toma and Teruyuki Akazawa},
  journal={56th Electronic Components and Technology Conference 2006},
  year={2006},
  pages={5 pp.-}
}
To verify the operation of three-dimensional SiP with through-hole electrode interconnections, we manufactured a prototype of a 3D-SiP sample composed of a MCU, an interposer, and a synchronous DRAM (SDRAM) chip using a proposed mechanical caulking operation. A new electrode design of LSI for through-hole electrode interconnection is important for establishing a stable mass-production process. By using this technology, the package thickness can be 1.0 mm or less even in ten-chip layers… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
SHOWING 1-6 OF 6 REFERENCES

The Optimazation of Terminal Structure for Interconnecting in 3D Packaging Technology with Through-silicon Vias

K. Hara
  • Proc. of International Conference on Electronics Packaging,
  • 2005

Ultra-Thin 3D-Stacked SIP Formed using Room-Temperature Bonding between Stacked Chips

  • Proceedings Electronic Components and Technology, 2005. ECTC '05.
  • 2005

Development of Ultra Fine Pitch 3D Chip Stacking Module”, 7 Ann

K. Takahashi
  • Int. KGD Packaging and Test Workshop,
  • 2000