Low cost and highly reliable hardened latch design for nanoscale CMOS technology

@article{Nan2012LowCA,
  title={Low cost and highly reliable hardened latch design for nanoscale CMOS technology},
  author={Haiqing Nan and Ken Choi},
  journal={Microelectronics Reliability},
  year={2012},
  volume={52},
  pages={1209-1214}
}

From This Paper

Topics from this paper.

Citations

Publications citing this paper.
Showing 1-7 of 7 extracted citations

An SEU resilient, SET filterable and cost effective latch in presence of PVT variations

Microelectronics Reliability • 2016
View 14 Excerpts
Highly Influenced

Novel low cost and DNU online self-recoverable RHBD latch design for nanoscale CMOS

2018 IEEE International Symposium on Circuits and Systems (ISCAS) • 2018
View 5 Excerpts
Highly Influenced

Design and performance evaluation of a low cost Full Protected CMOS Latch

The 17th CSI International Symposium on Computer Architecture & Digital Systems (CADS 2013) • 2013
View 10 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…