Low-cost and compact design method for reversible sequential circuits

@article{Kalantari2019LowcostAC,
  title={Low-cost and compact design method for reversible sequential circuits},
  author={Zeinab Kalantari and Mohammad Eshghi and Majid Mohammadi and Somaye Jafarali Jassbi},
  journal={The Journal of Supercomputing},
  year={2019},
  volume={75},
  pages={7497 - 7519}
}
Reversible logic plays an important role in nanotechnology-based systems; therefore, it has become an interesting topic for many researchers in this field. Although many researchers are investigating techniques to synthesize reversible combinational logic, few are working in the field of reversible sequential logic. The traditional method to design a sequential circuit is a replacement technique. In this technique, in order to design a reversible sequential circuit, all parts of an irreversible… 
5 Citations
Efficient designs of reversible sequential circuits
TLDR
An optimized version of direct feedback technique without any flip-flops is proposed and is performed on several samples of reversible circuits design, showing some efficient designs of the reversible parallel-to-serial converter with parity capability and low-cost design of the control unit for a reversible self-controlled serial adder system.
Efficient binary to quaternary and vice versa converters: embedding in quaternary arithmetic circuits
TLDR
The proposed converter circuits have promised accomplishment compared to the existing designs; these circuits are built on the elementary quantum gates, which are realizable using the liquid ion trap in the quantum technology.
Efficient techniques for fault detection and location of multiple controlled Toffoli-based reversible circuit
TLDR
Two techniques to achieve the testability of reversible circuits are introduced that have been improved in terms of quantum cost and fault coverage rate and the main focus is on the efficient detection and location of faults with 100% accuracy.
Efficient Designs of Reversible Majority Voters
TLDR
Techniques for fault-masking have been proposed to prevent error propagation for reversible circuits by different implementations of the 3 and 5 input reversible majority voters that are able to provide fault location information.
General Method to Design Reversible Universal n-Bit Up/Down Counters
TLDR
A comparison study on how the design of reversible power supplies changed the way that power supplies were constructed and how their design changed the quality of the circuits they constructed.

References

SHOWING 1-10 OF 32 REFERENCES
Design of Reversible Synchronous Sequential Circuits Using Pseudo Reed-Muller Expressions
  • Mozammel H. A. Khan
  • Computer Science
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
TLDR
This paper proposes a novel approach of designing synchronous sequential circuits directly from reversible gates using pseudo Reed-Muller expressions representing the state transition and the output functions of the circuit.
Novel Designs of Quantum Reversible Counters
TLDR
Two kinds of novel reversible counters, 4-bit binary-coded decimal (BCD) counter and controlled Up/Down synchronous counter are designed and modeled and confirmed and can be used as a kind of important storage components to be applied in future low-power computing systems.
Design and Optimization of Single and Multiple-Loop Reversible and Quantum Feedback Circuits
TLDR
A new method to design and optimize feedback reversible logic circuits and a specific group of quantum logic circuits based on the reversible state transition table and genetic algorithms (GA) is proposed.
Synthesis of Reversible Synchronous Counters
TLDR
Direct design of reversible synchronous counters based on positive polarity Reed-Muller expressions is discussed and results show that the direct design method is more efficient than the replacement method.
Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs
TLDR
Novel designs of reversible sequential circuits that are optimized in terms of quantum cost, delay and the garbage outputs are presented and a novel strategy of cascading a Fredkin gate at the outputs of a reversible latch is introduced to realize the designs of the Fredkin Gate based asynchronous set/reset D latch and the master-slave D flip-flop.
Design of Reversible Sequential Elements With Feasibility of Transistor Implementation
TLDR
Transistor implementation of the existing Feynman gate, Fredkin gate, Toffoli gates as well as the proposed MTG and MFG are proposed to reach towards the goal of transistor implementations of proposed reversible sequential circuits.
Design of a Nanometric Reversible 4-Bit Binary Counter with Parallel Load
TLDR
The proposed circuit is the first attempt and efficient state for a nanometric reversible 4-Bit binary counter with parallel load and has minimum complexity and quantum cost considerably.
Improved synthesis of reversible sequential circuits
TLDR
This work is an improved version of the direct feedback method, which uses a different approach to the reversible mapping of sequential circuits, and produces better results than the earlier method in terms of both quantum cost and ancilla inputs.
First Steps in Creating Online Testable Reversible Sequential Circuits
TLDR
This work uses a direct feedback method without any flip-flops, improving upon the replacement technique in both quantum cost and ancilla inputs, and proposes the first technique for online testing of single line faults in sequential reversible circuits.
Efficient Design of Shift Registers Using Reversible Logic
TLDR
This is the first attempt to apply reversible logic to implement shift registers (except SISO), and lower bounds of the proposed designs are shown in terms of number of gates required, garbage outputs produced and quantum cost needed.
...
...