Low Trap Density in InAs/High-k Nanowire Gate Stacks with Optimized Growth and Doping Conditions.


In this paper, we correlate the growth of InAs nanowires with the detailed interface trap density (Dit) profile of the vertical wrap-gated InAs/high-k nanowire semiconductor-dielectric gate stack. We also perform the first detailed characterization and optimization of the influence of the in situ doping supplied during the nanowire epitaxial growth on the… (More)
DOI: 10.1021/acs.nanolett.5b05253


7 Figures and Tables


Citations per Year

Citation Velocity: 17

Averaging 17 citations per year over the last 2 years.

Learn more about how we calculate this metric in our FAQ.