Low Power Magnitude Comparator Circuit Design

Abstract

This paper presents a new low power 2-Bit magnitude comparator using full adder technique. The proposed magnitude comparator (PTL logic) has been compared with existing magnitude comparator (GDI technique). The performance analysis of both magnitude comparators is done on basis of power consumption with respect to input voltage, temperature, and frequency… (More)

Topics

6 Figures and Tables

Slides referencing similar topics