Corpus ID: 12214933

Low Power Full Adder With Reduced Transistor Count

@inproceedings{Priya2013LowPF,
  title={Low Power Full Adder With Reduced Transistor Count},
  author={M. Priya and K. Baskaran},
  year={2013}
}
  • M. Priya, K. Baskaran
  • Published 2013
  • Computer Science
    • Basic building blocks of most of the arithmetic and logic circuits are formed by XOR logic gate. This paper proposes a new 3T-XOR gate with significant area and power savings. In most of the digital systems adder lies in the critical path that increases the overall computational delay of the system. A new eight transistors one bit full adder based on 3T-XOR gate is presented. Simulations results utilizing standard 90nm CMOS technology illustrate a significant improvement in terms of number of… CONTINUE READING
    14 Citations
    Background Citations
    1
    Methods Citations
    1

    Figures, Tables, and Topics from this paper

    Figures and Tables

    Explore Further: Topics Discussed in This Paper

    14 Citations
    Citation Type

    Citation Type

    Comparative study on transistor based full adder designs
    • 3
    • PDF
    A low power and high speed 10 transistor full adder using multi threshold technique
    • 2
    Analysis of Modified Hybrid Full Adder with High Speed
    • 1
    • PDF
    Design of Low Power and High Speed 4-Bit Ripple Carry Adder Using area efficient full adder cell in 180nm CMOS Process Technology
    • Y. Devendar Reddy
    • 2018
    Design and Analysis of Hybrid Full Adder Topologies Based on Improved DRPTL
    • PDF
    Asynchronous Self Time Adder usingModified GDI Logic for Low Power & Low Area Applications
    • PDF
    DESIGN OF LOW POWER HIGH SPEED VLSI ERROR TOLERANT ADDER
    • 1
    Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques
    • 1
    • PDF
    DESIGN AND PERFORMANCE ANALYSIS OF WALLACE TREE MULTIPLIER USING DIFFERENT COMPRESSORS
    • PDF
    Design of Compact Modified Radix-4 8-Bit Booth Multiplier
    • PDF

    References

    SHOWING 1-10 OF 10 REFERENCES
    A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates
    • 106
    A novel hybrid pass logic with static CMOS output drive full-adder cell
    • M. Zhang, Jiangmin Gu, C. Chang
    • Computer Science
    • Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
    • 2003
    • 166
    Low-voltage low-power CMOS full adder
    • 311
    Low-power logic styles: CMOS versus pass-transistor logic
    • 964
    • PDF
    A new design of the CMOS full adder
    • 314
    • Highly Influential
    Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style
    • S. Goel, A. Kumar, M. Bayoumi
    • Engineering, Computer Science
    • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
    • 2006
    • 390
    • PDF
    Mixed analog-digital VLSI devices and technology
    • 179
    Digital Integrated Circuits
    • 1,288
    • PDF
    CMOS Digital Digital Integrated Circuits, Singapore
    • Mc Graw Hill, 2nd edition,
    • 1999
    Principles of CMOS VLSI Design
    • 1,838