• Corpus ID: 12214933

Low Power Full Adder With Reduced Transistor Count

@inproceedings{Priya2013LowPF,
  title={Low Power Full Adder With Reduced Transistor Count},
  author={M. Geetha Priya and K. Baskaran},
  year={2013}
}
Basic building blocks of most of the arithmetic and logic circuits are formed by XOR logic gate. This paper proposes a new 3T-XOR gate with significant area and power savings. In most of the digital systems adder lies in the critical path that increases the overall computational delay of the system. A new eight transistors one bit full adder based on 3T-XOR gate is presented. Simulations results utilizing standard 90nm CMOS technology illustrate a significant improvement in terms of number of… 

Figures and Tables from this paper

Comparative study on transistor based full adder designs

TLDR
This paper analyzed the implementation of different types of full Adders implemented using CMOS logic (Static CMOS and Dynamic CMOS), CMOS Transmission Gates, Pass Transistor Gates (CPL and DPL).

A low power and high speed 10 transistor full adder using multi threshold technique

TLDR
The proposed design of a low power 10T full adder is designed in 45 nm complementary pass transistor technology and shows power dissipation is reduced by 99.528% and Power Delay Product (PDP) by 98.913%.

Design of a Novel 16-Bit Compact Carry Save Adder by using GDI Logic for Low Power and Low Area Applications

TLDR
The design of compact carry save adder (CCSA) using CMOS GDI logic is presented for FIR filter and the design of MUX, XOR and, OR gates are reduced in a way that each gate 5 transistors instead of 6 transistors and hence reduced Half adder with 11 transistors are integrated into carrySave adder to reduce the power dissipation and area.

Analysis of Modified Hybrid Full Adder with High Speed

In digital CMOS design, power consumption has been a major concern for several years advanced IC fabrication technology allows the use of nano-scale devices so inability to get power to circuits,

Design of Low Power and High Speed 4-Bit Ripple Carry Adder Using area efficient full adder cell in 180nm CMOS Process Technology

Adders are basic components of digital design and necessary part of any digital signal Processing(DSP) architecture and microprocessors. In this paper design of a 4-bit ripple carry adder is proposed

Design and Analysis of Hybrid Full Adder Topologies Based on Improved DRPTL

TLDR
The proposed circuit is simulated for the analysis of performances by the implementation in Cadence Virtuoso Schematics on 45 nm CMOS process models and the results perf ormances delay, power, and transistor count reduct ion are illustrated.

Asynchronous Self Time Adder usingModified GDI Logic for Low Power & Low Area Applications

TLDR
The modified gate with diffusion input(GDI) is proposed for the (PASTA) the parallel asynchronous self-time adder technique and as per the results of the proposed are considered it offers a very less number of transitions and comparatively has a lower power consumption rate.

DESIGN OF LOW POWER HIGH SPEED VLSI ERROR TOLERANT ADDER

TLDR
A novel low-power and high-speed VLSI Error-Tolerant Adder (ETA) is proposed, which utilizes less MOS transistors with high speed and low power.

Implementation of Area & Power Optimized VLSI Circuits Using Logic Techniques

TLDR
The two logic level approaches for low power digital design, Modified gate diffusion input (GDI) logic is used in the proposed parallel asynchronous self time adder (PASTA) technique and the structure of XOR gate and half adder is reduced to achieve the low area and low power.

Realization of Strong CMOS Conforming Full Adder Circuit Using Symmetric Function Lattice Structure

TLDR
It has been found that the right full adder lattice structure based circuit only requires 22 transistors to produce the correct function for the sum and c out output, which is a saving of 6 transistors as compared to the standard 28-transistor CMOS full adders.

References

SHOWING 1-10 OF 11 REFERENCES

A high Speed 8 Transistor Full Adder Design Using Novel 3 Transistor XOR Gates

The paper proposes the novel design of a 3T XOR gate combining complementary CMOS with pass transistor logic. The design has been compared with earlier proposed 4T and 6T XOR gates and a significant

A novel hybrid pass logic with static CMOS output drive full-adder cell

TLDR
A novel design of a 1-bit full adder cell featuring a hybrid CMOS logic style is proposed, which is very power efficient and has lower power-delay product over a wide range of voltages.

Low-voltage low-power CMOS full adder

Low-power design of VLSI circuits has been identified as a critical technological need in recent years due to the high demand for portable consumer electronics products. In this regard many

Low-power logic styles: CMOS versus pass-transistor logic

TLDR
This paper shows that complementary CMOS is the logic style of choice for the implementation of arbitrary combinational circuits if low voltage, low power, and small power-delay products are of concern.

A new design of the CMOS full adder

TLDR
By using the transmission function theory, two CMOS full adders are designed, both of which have simpler circuits than the conventional full adder, and they have desirable transfer characteristics.

Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style

TLDR
The proposed full adder is energy efficient and outperforms several standard full adders without trading off driving capability and reliability and is based on a novel xor-xnor circuit that generates xor and xnor full-swing outputs simultaneously.

Mixed analog-digital VLSI devices and technology

Contents: Introduction: Mixed Analog-Digital Chips The MOSFET: Introduction and Qualitative View MOSFET DC Modeling MOSFET Small-Signal Modeling Technology and Available Circuit Components Layout

Digital Integrated Circuits

TLDR
Digital Integrated Circuits addresses today's most significant and compelling industry topics, including: the impact of interconnect, design for low power, issues in timing and clocking, design methodologies, and the tremendous effect of design automation on the digital design perspective.

Principles of CMOS VLSI Design

  • 1985

CMOS Digital Digital Integrated Circuits, Singapore

  • Mc Graw Hill, 2nd edition,
  • 1999