• Corpus ID: 2241382

Low Power Electronics and Design

@inproceedings{BlaauwLowPE,
  title={Low Power Electronics and Design},
  author={David Blaauw and Thaddeus J. Gabara and Guest Editor}
}
L OW power design has played an important role in very large scale integration (VLSI) design, particularly as we continue to double the number of transistors on a die every two years and increase the frequency of operation. One important aspect of low power is mobile communications and its impact on our lives. We are at the start of the proliferation of mobile PDA's (Personal Digital Assistants), cellular phones, and portable computing. All of these devices are shaping the way we will be… 
Analysis of Low Power Submicron Circuits
TLDR
This paper investigates and analyse the causes and solutions of power dissipation and delay in different topologies and suggests strategies for designing low power and high speed circuits.
Power optimized programmable embedded controller
TLDR
Clock-gating technique is applied to optimize the power of fully programmable Embedded Controller (PEC) employing RISC architecture to reduce the power consumption by 33.33% of total power consumed by this chip.
Generating power-hungry test programs for power-aware validation of pipelined processors
TLDR
This paper demonstrates the actual difficulty of assembling power-hungry test programs on pipelined processors and proposes an automated methodology, based on an automatic optimizer, that allows a push-bottom generation of high-power consuming programs under user-defined constraints.
Design Strategies for Ultra-Low Voltage Circuits
Energy efficiency is an emerging metric for the quality of integrated circuit designs. Applications ranging from wireless sensor networks to RFID tags to embedded microprocessors require extremely
Low-power design for embedded processors
TLDR
A review ofLow-power techniques applied at many levels of the design hierarchy is presented, and an example of low-power processor architecture is described along with some of theDesign decisions made in implementation of the architecture.
Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications
TLDR
A low power design technique of gated bus which can greatly reduce power consumption on state-of-the-art bus architectures is proposed by adding demultiplxers and adopting a novel shortest-path Steiner graph to achieve a flexible tradeoff between large power reduction versus small wirelength increment.
A Comprehensive Review on Adiabatic Switching Circuits
The technological evolution has increased the number of transistors for a given die area significantly and increased the switching speed from few MHz to GHz range. This leads to requirements of low
Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vt and Dual-Tox Assignment
TLDR
Simulation results with a 65 nm process demonstrate that this technique can reduce the total leakage power dissipation of a 64 Kb SRAM by more than 50% and incurs neither area nor delay overhead.
Post-Layout Sizing for Leakage Power Optimization : A Comparative Study
Sizing is a widely-used method to tune design parameters (i.e. gate width, threshold voltage) to meet timing, power, and signal integrity constraints. Compared to synthesis, placement, and routing,
Yield-driven minimum energy CMOS cell design
TLDR
CMOS circuits operating near or below threshold offer the lowest energy per computation by widening pMOS transistors by 50%, increasing total energy by 11.9%, which is 7.2% better than minimum width devices and higher voltage.
...
...