• Corpus ID: 212477431

Low Power CNTFET-Based Ternary Full Adder Cell for Nanoelectronics

@inproceedings{MahyarShahsavari2012LowPC,
  title={Low Power CNTFET-Based Ternary Full Adder Cell for Nanoelectronics},
  author={MahyarShahsavari},
  year={2012}
}
In a VLSI circuit, about 70 percent of area occupies by Interconnection. Such a large number of area occupation leads to many limitations of fabricating and applying in binary circuit implementation. Multiple-valued logic is one of the most proper way to improve the ability of value and data transferring in binary systems. Nowadays as small portable devices consuming are largely increased, applying low power approaches are considerably taking into account. In this paper we suggest and evaluate… 

Tables from this paper

Design of High Speed Ternary Full Adder and Three-Input XOR Circuits Using CNTFETs

TLDR
A new high speed ternary full adder (TFA) cell for carbon nano tube field effect transistor (CNTFET) technology with high driving power and robustness in terms of insusceptibility to voltage and temperature variations is proposed.

Two state-of-the-arts current-mode ternary full adders based on CNTFET Technology

TLDR
Novel designs of a low power and complexity Current Mode 1-bit Full Adder cell based on CNTFET technology has been presented in this paper and would bring significant improvements in adjusting threshold voltages, regarding to its unique characterizations.

A Novel CNTFET-based Ternary Full Adder

TLDR
A new high-performance Ternary Full Adder (TFA) based on Carbon Nanotube Field-Effect Transistor (CNTFET) technology is presented and shows approximately more than 53 % improvement in Power-Delay Product (PDP) compared to its counterparts.

A Novel Low Power Ternary Multiplier Design using CNFETs

TLDR
The design of a novel low power Single-Trit Multiplier and a Three-Tribe Multipliers is proposed which uses a 2:1 Multiplexer based design approach and shows considerable improvement in terms of power consumption.

A CNTFET Based Quaternary Ful1 Adder

TLDR
First time a Quaternary full adder using CNTFET based of circuit is proposed, designed based on the conventional CMOS architecture with utilization of inherent binary nature of input carry signal.

DESIGN OF A THREE BIT TERNARY PREFIX ADDER USING CNFET

TLDR
A carry propagate-generate concept is used in order to implement the ternary prefix adder using CNFET technology and a Kogge-Stone based prefix network is preferred for carry computation due to its high performance.

Design of low power multi-ternary digit multiplier in CNTFET technology

References

SHOWING 1-10 OF 35 REFERENCES

Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics

This paper presents two new efficient ternary Full Adder cells for nanoelectronics. These CNTFET-based ternary Full Adders are designed based on the unique characteristics of the CNTFET device, such

A novel CNTFET-based ternary logic gate design

This paper presents a novel design of ternary logic inverters using carbon nanotube FETs (CNTFETs). Multiple-valued logic (MVL) circuits have attracted substantial interest due to the capability of

Efficient Carbon Nanotube Galois Field Circuit Design

: For the last couple of decades, multiple-valued logic (MVL) such as ternary logic styles has attracted considerable attention. MVL circuits can reduce the number of operations necessary to

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder

TLDR
This paper presents a high speed Full Adder cell using CNFETs based on majority-not (Minority) function, which shows significant improvement in terms of delay and power-delay product in comparison to contemporary C NFET Adder Cells.

CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits

TLDR
A novel design technique for ternary logic gates based onCNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs, which provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier.

Universal ternary logic circuit design through carbon nanotube technology

TLDR
A new CNTFET circuit design in the universal form is achieved, which has neither exclusive design problems nor mathematical equations to achieve the appropriate combination of the basic operations in the MVL fields.

Dynamic circuits for ternary computation in carbon nanotube based field effect transistors

  • Kundan Nepal
  • Engineering
    Proceedings of the 8th IEEE International NEWCAS Conference 2010
  • 2010
As we continue downscaling devices, a number of nanoscale materials have been proposed as replacements for Silicon based devices. Carbon nanotubes have attracted widespread attention and numerous

Carbon-nanotube-based voltage-mode multiple-valued logic design

TLDR
The geometry-dependent threshold voltage of C NFETs has been effectively used to design a ternary logic family and a SPICE-compatible model of ballistic CNFETs is developed that can account for varying geometries and operating conditions.

A New CMOS Ternary Logic Design for Low-power Low-voltage Circuits

TLDR
A new approach to low-power low-voltage CMOS MultipleValued (MVL) Ternary Logic, the “complete model” is shown as the advantages obtained are better noise margins and a lower power consumption as compared to other CMOS ternary solutions.

A multiplier chip with multiple-valued bidirectional current-mode logic circuits

TLDR
The effectiveness of the 32*32-bit signed digit multiplier implemented with multiple-valued, bidirectional, current-mode circuits and based on two-microcomputer complementary metal-oxide-semiconductor technology is established.