Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme

@article{Tang2013LowPowerCI,
  title={Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme},
  author={Fang Tang and Denis Guangyin Chen and Bo Wang and Amine Bermak},
  journal={IEEE Transactions on Electron Devices},
  year={2013},
  volume={60},
  pages={2561-2566}
}
This paper presents a low-power megapixel image sensor design. In this paper, a column-parallel 11-bit two-step quantization scheme is proposed. It consists of a 3-bit single-slope analog-to-digital converter (ADC) and an 8-bit successive approximation register (SAR) ADC. The power consumption of the column-parallel circuitry is significantly reduced when compared with the traditional single-slope ADC and other low-power ADC schemes because smaller SAR ADC reference voltages are selected after… CONTINUE READING
Highly Cited
This paper has 34 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 18 extracted citations

References

Publications referenced by this paper.
Showing 1-7 of 7 references

A high-speed CMOS image sensor with column-parallel two-step single-slope ADCs

  • S. Lim, J. Lee, D. Kim, G. Han
  • IEEE Trans. Electron Devices, vol. 56, no. 3, pp…
  • 2009
Highly Influential
5 Excerpts

A 3.6 pW/frame·pixel 1.35 V PWM CMOS image with dynamic pixel readout and no static bias current

  • K. Kagawa, S. Shishido, M. Nunoshita, J. Ohta
  • Proc. IEEE ISSCC, Feb. 2008, pp. 54–595.
  • 2008
1 Excerpt

Similar Papers

Loading similar papers…