Corpus ID: 15958423

Low Power CMOS Counter Using Clock Gated Flip-Flop

  title={Low Power CMOS Counter Using Clock Gated Flip-Flop},
  author={Upwinder Kaur and Rajesh Mehra},
  • Upwinder Kaur, Rajesh Mehra
  • Published 2013
  • Engineering
  • gated flip-flop is presented in this paper. The circuit is based on a new clock gating flip flop approach to reduce the signal's switching power consumption. It has reduced the number of transistors. The proposed flip-flop is used to design 10 bits binary counter. This counter has been designed up to the layout level with 1V power supply in 90nm CMOS technology and have been simulated using Microwind simulations. Simulations have shown the effectiveness of the new approach on power consumption… CONTINUE READING

    Figures and Tables from this paper.


    Publications referenced by this paper.
    Clock-gating and its application to low power design of sequential circuits
    • 277
    • Open Access
    A reduced clock-swing flip-flop (RCSFF) for 63% power reduction
    • 354
    • Open Access
    Gated-Clock Design of Linear-Feedback Shift Registers
    • 52
    Adaptive Clock Gating Technique for Low Power IP Core in SoC Design
    • 48
    • Open Access
    Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating
    • 200
    • Open Access
    A sub-1V bootstrap pass-transistor logic
    • 2000