Low Power Approaches to High Speed CMOS Current Steering DACs

  title={Low Power Approaches to High Speed CMOS Current Steering DACs},
  author={Douglas Mercer},
  journal={IEEE Custom Integrated Circuits Conference 2006},
This paper discusses a number of circuit approaches which address lowering the power consumed by a modern current steering DAC while maintaining both DC and AC performance levels. An example design provides 14 bit resolution and 250 MSPS conversion rate in a 1P4M 0.18mum CMOS process, with optional 3.3 volt compatible devices. A power dissipation/conversion rate figure of merit of as low as 0.17 mW/MSPS was achieved for 1.8V operation and as low as 0.28 mW/MSPS at 3.3V. SFDR of 70 dB is… CONTINUE READING

From This Paper

Topics from this paper.


Publications referenced by this paper.
Showing 1-7 of 7 references

A 16b 400MS/s DAC with <- 8OdBc IM\D to 300MHz and <-16OdBm/Hz noise power spectral density"

  • W. Schofield, D. Mercer, L. St.Onge
  • ISSCC 2003 Digest of Technical Papers,
  • 2003
Highly Influential
4 Excerpts

Singer L."12-b 125 MSPS CMOS D/A Designed For Spectral Performance"

  • D. Mercer
  • 1996
Highly Influential
6 Excerpts

A 14-bit 1.8-V 20mW 1-mm2 CMOS DAC

  • M. Tiilikainen
  • IEEE J. Solid State Circuits, vol. SC-36,
  • 2001
2 Excerpts

Similar Papers

Loading similar papers…