Corpus ID: 15807682

Low Power 0.18um CMOS Phase Frequency Detector

@inproceedings{Lule2012LowP0,
  title={Low Power 0.18um CMOS Phase Frequency Detector},
  author={Vaijayanti Lule and M. Gaikwad and V. G. Nasre},
  year={2012}
}
In this paper, the performance of two low power phase frequency detectors is compared. A modified D-FF based PFD reduces the power consumption of traditional PFD to 4.732uW at 40MHz clock frequency and dead zone to 40ps.It is suitable for low power applications. A Falling Edge PFD uses only 12 transistors. This PFD operates up to 1GHz at 1.8V supply voltage. It consumes only 5.5uW when operating at 10MHz clock frequency. It has free dead zone. It is seen that FE-PFD is more suitable for low… CONTINUE READING
7 Citations

Figures and Tables from this paper

References

SHOWING 1-10 OF 10 REFERENCES
CMOS phase frequency detector for high speed applications
  • 13
A Double-Edge-Triggered Phase Frequency Detector for Low Jitter PLL
  • 4
A nonlinear phase frequency detector for fast-lock phase-locked loops
  • 16
A High-speed Fast-acquisition CMOS Phase/Frequency Detector for MB-OFDM UWB
  • R. Y. Chen, W. Chen
  • Engineering, Computer Science
  • IEEE Transactions on Consumer Electronics
  • 2007
  • 17
Fast frequency acquisition phase frequency detectors with prediction-based edge blocking
  • K. Park, I. Park
  • Engineering, Computer Science
  • 2009 IEEE International Symposium on Circuits and Systems
  • 2009
  • 28
  • PDF
Phase Locked Loop Design as a Frequency Multiplier By GEORGE TOM VARGHESE Rourkela
  • 2007