Loop Transformations for Architectures with Partitioned Register Banks


Embedded systems require maximum performance from a processor within significant constraints in power consumption and chip cost. Using software pipelining, processors can often exploit considerable instruction-level parallelism (ILP), and thus significantly improve performance, at the cost of substantially increasing register requirements. These increasing… (More)
DOI: 10.1145/384197.384206