Loop Scheduling for Multithreaded Processors


The presence of multiple active threads on the same processor can mask latency by rapid context switching, but it can adversely affect performance due to competition for shared datapath resources. In this paper we present Macro Software Pipelining (MSWP), a loop scheduling technique for multithreaded processors, which is based on the loop distribution… (More)
DOI: 10.1109/PCEE.2004.42


6 Figures and Tables