Loop Pipelining and Optimization for Run TimeRecon guration ?


Lack of automatic mapping techniques is a signiicant hurdle in obtaining high performance for general purpose computing on recon-gurable hardware. In this paper, we develop techniques for mapping loop computations from applications onto high performance pipelined conng-urations. Loop statements with generalized directed acyclic graph dependencies are mapped… (More)


  • Presentations referencing similar topics