Logic Simulation for LSI

@inproceedings{Hirakawa1982LogicSF,
  title={Logic Simulation for LSI},
  author={Kazuyuki Hirakawa and Noboru Shiraki and Michiaki Muraoka},
  booktitle={DAC 1982},
  year={1982}
}
This paper describes the logic simulation system and the design verification method for logic design, timing analysis, and testing for VLSI. The integrity of test and network data on a logic design stage must be kept in LSI testing in the final verification stage. In dealing with consistency, emphasis is placed on the discrepancy between the real time domain on a simulator and a testing time domain on an LSI tester. The logic simulation system (Block INtegrator and AnaLYzer: BINALY) handles a… CONTINUE READING

Topics from this paper.

Citations

Publications citing this paper.