Logic Simulation Using Networks of State Machines

This paper shows how to simulate a circuit as an interlocked collection of state machines. Separate statemachines are used to represent nets and gates. The technique permits intermixing of logic models, direct simulation of higher-level functions, and optimization techniques for fanout free circuits. These techniques are an extension of techniques that have… CONTINUE READING