LogCA: A high-level performance model for hardware accelerators

@article{Altaf2017LogCAAH,
  title={LogCA: A high-level performance model for hardware accelerators},
  author={Muhammad Shoaib Bin Altaf and David A. Wood},
  journal={2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)},
  year={2017},
  pages={375-388}
}
With the end of Dennard scaling, architects have increasingly turned to special-purpose hardware accelerators to improve the performance and energy efficiency for some applications. Unfortunately, accelerators don't always live up to their expectations and may under-perform in some situations. Understanding the factors which effect the performance of an accelerator is crucial for both architects and programmers early in the design stage. Detailed models can be highly accurate, but often require… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-8 OF 8 CITATIONS

Polystore++: Accelerated Polystore System for Heterogeneous Workloads

VIEW 3 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

Gables: A Roofline Model for Mobile SoCs

VIEW 1 EXCERPT
CITES METHODS

Language Support for Navigating Architecture Design in Closed Form

VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

MnnFast: A Fast and Scalable System Architecture for Memory-Augmented Neural Networks

  • Hanhwi Jang, Joonsung Kim, Jae-Eon Jo, Jaewon Lee, Jangwoo Kim
  • Computer Science
  • 2019 ACM/IEEE 46th Annual International Symposium on Computer Architecture (ISCA)
  • 2019
VIEW 1 EXCERPT
CITES METHODS

Charm: A Language for Closed-Form High-Level Architecture Modeling

VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

V-PIM: An Analytical Overhead Model for Processing-in-Memory Architectures

VIEW 1 EXCERPT
CITES BACKGROUND

Estimating and Understanding Architectural Risk

VIEW 2 EXCERPTS
CITES METHODS & BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-2 OF 2 REFERENCES