Locating Functional Errors in Logic Circuits

@article{Tamura1989LocatingFE,
  title={Locating Functional Errors in Logic Circuits},
  author={K. Tamura},
  journal={26th ACM/IEEE Design Automation Conference},
  year={1989},
  pages={185-191}
}
  • K. Tamura
  • Published 1989
  • Computer Science
  • 26th ACM/IEEE Design Automation Conference
In the verification phase of the design of logic circuits using the top-down approach, it is necessary not only to detect but also to locate the source of any inconsistencies that may exist between the functional-level description and its gate-level implementation. In this paper we present a method that determines the areas, within the gate-level circuit, that contain the functional errors. The indicated areas are shown to have sufficient resolution to allow the designer to quickly find the… Expand
Logic Verification of Incomplete Functions and Design Error Location
TLDR
A conditional stuck-at fault model is proposed to represent the circuit with design errors as well as a method to compute the corresponding 3-terminal BDD that represents the ON-set, OFF-set and DC-set. Expand
Locating logic design errors via test generation and don't-care propagation
  • S. Kuo
  • Computer Science
  • Proceedings EURO-DAC '92: European Design Automation Conference
  • 1992
TLDR
The author presents a new technique, the don't-care propagation method, for logic verification and design error location in a circuit that has very high resolution and reduces the debugging time by the designers. Expand
Localization of single gate design errors in combinational circuits by diagnostic information about stuck-at faults
TLDR
A powerful hierarchical approach is proposed based on using structurally synthetized BDDs, where combining the error detection and diagnosis phases into a single whole allows to drastically reduce the amount of work for error site localization. Expand
Generation of tests for the localization of single gate design errors in combinational circuits using the stuck-at fault model
  • R. Ubar, D. Borrione
  • Computer Science
  • Proceedings. XI Brazilian Symposium on Integrated Circuit Design (Cat. No.98EX216)
  • 1998
We propose a new approach to generate diagnostic tests and localize single gate design errors in combinational circuits. The method is based on using the stuck-at fault model with subsequentExpand
Diagnosis and Correction of Logic Design Errors in Digital Circuits
This paper describes a method for the diagnosis and correction of logic design errors in an erroneous gate-level implementation. Our method is robust and covers more types of design errors thanExpand
A method for automatic design error location and correction in combinational logic circuits
TLDR
A new diagnostic algorithm, based on backward-propagation, for localising design errors in combinational logic circuits, with results obtained on benchmarks show that the error is always found after the application of a small number of test patterns, with an execution time proportional to the circuit size. Expand
Diagnosis and correction of multiple logic design errors in digital circuits
TLDR
This paper presents a technique to correct multiple logic design errors in a gate-level netlist by repeatedly applying a single error search and correction algorithm for circuits with a low multiplicity of errors. Expand
Multiple design error diagnosis and correction in digital VLSI circuits
TLDR
This work presents a method for multiple design error diagnosis and correction that uses the results of test vector simulation for both error detection and error correction, applicable to circuits with no global BDD representation. Expand
Error correction based on verification techniques
In this paper we address the problem of correcting a combinational circuit that is an incorrect implementation of a given specification. Most existing error-correction approaches can only handleExpand
Error correction based on verification techniques
TLDR
This paper proposes a general approach that can correct a circuit with multiple errors without assuming any error model and identifies internal equivalent pairs to narrow down the possible error locations using local BDD's with dynamic support. Expand
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 20 REFERENCES
Logic design verification via test generation
TLDR
A method for logic design verification is introduced in which a gate-level implementation of a circuit is compared with a functional-level specification and it is shown that the class of design errors that can be detected is very large. Expand
A Logic Verifier Based on Boolean Comparison
TLDR
Experimental results have proved that the VERIFIER can detect design errors completely, and indicate them to the designers in comprehensible form, and is effective to reduce the storage required, and indispensable to verify practical sized circuits. Expand
Boolean Comparison of Hardware and Flowcharts
TLDR
The Boolean comparison technique was used on the IBM 3081 project to establish that hardware flowcharts and the detailed hardware logic design were functionally equivalent. Expand
VERIFY: A Program for Proving Correctness of Digital Hardware Designs
Abstract verify is a prolog program that attempts to prove the correctness of a digital design. It does so by showing that the behavior inferred from the interconnection of its parts and theirExpand
Formal verification of digital circuits using hybrid simulation
TLDR
ProVE (PROlog-based VErifier), a computer-aided design (CAD) system that verifies the functional correctness of digital circuits, is described, where concepts of hierarchical verification, hybrid simulation, and pattern matching are incorporated to allow verification of large circuits. Expand
Verification algorithms for VLSI synthesis
  • G. Hachtel, R. Jacoby
  • Mathematics, Computer Science
  • IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.
  • 1988
TLDR
Experimental results are given which indicate that, with the exception of the don't-care method, each of these methods has a problem class in which it is clearly superior to the others. Expand
Logic Design Verification Using Automated Test Generation
Logic verification using automated test generation and simulation is described, in which functional design and structural design results are compared for functional equivalence. This new approach hasExpand
A Digital System Design Language (DDL)
TLDR
A precise, concise language is presented which facilitates the specification of complex digital systems and allows specification at different levels of detail from architecture to detailed Boolean equations. Expand
An ALGOL-like computer design language
  • Y. Chu
  • Computer Science
  • CACM
  • 1965
The idea of constructing a computer design language by making use of an ALGOL-like programming language is presented. A computer designer can benefit from using a design language at a higher levelExpand
Graph-Based Algorithms for Boolean Function Manipulation
  • R. Bryant
  • Computer Science
  • IEEE Transactions on Computers
  • 1986
TLDR
Experimental results from applying a new data structure for representing Boolean functions and an associated set of manipulation algorithms to problems in logic design verification demonstrate the practicality of this approach. Expand
...
1
2
...