Abstract

Current memory hierarchies exploit locality of references to reduce load latency and thereby improve processor performance. Locality based schemes aim at reducing the number of cache misses and tend to ignore the nature of misses. This leads to a potential mis-match between load latency requirements and latencies realized using a traditional memory system… (More)
DOI: 10.1145/379240.379258

10 Figures and Tables

Topics

Statistics

01020'02'04'06'08'10'12'14'16'18
Citations per Year

87 Citations

Semantic Scholar estimates that this publication has 87 citations based on the available data.

See our FAQ for additional information.

  • Presentations referencing similar topics