Limits of lithography

@article{Harriott2001LimitsOL,
  title={Limits of lithography},
  author={Lloyd R. Harriott},
  journal={Proc. IEEE},
  year={2001},
  volume={89},
  pages={366-374}
}
Lithography technology has been one of the key enablers and drivers for the semiconductor industry for the past several decades. Improvements in lithography are responsible for roughly half of the improvement in cost per function in integrated circuit (IC) technology. The underlying reason for the driving force in semiconductor technology has been the ability to keep the cost for printing a silicon wafer roughly constant while dramatically increasing the number of transistors that can be… 

Figures from this paper

Silicon nitride based devices: lithographic mask roughness mitigation

Lithographic technology has been one of the main upholders to Moore's law in the semiconductor industry for the last decades. The underlying reason that enabled the evolution in semiconductor

MULTI-SCALE ALIGNMENT POSITIONING SYSTEM FOR NIL

This paper describes the design of Multi-Scale Alignment Positioning System (MAPS) a nano precision stage with six-degrees of freedom designed to perform Nanoimprint Lithography (NIL) on the surface

Computational lithography: Exhausting the resolution limits of 193-nm projection lithography systems

In the recent past, scaling of semiconductor fabrication systems has been dominated by wavelength and numerical aperture modifications. This is now no longer the case for 193-nm immersion projection

Thermomechanical global response of the EUVL wafer during exposure

Extreme ultraviolet lithography (EUVL) is one of the leading technologies for Next-Generation Lithography. Continued progress in its development will be facilitated by characterizing all sources of

Nanopositioning for Lithography and Data Storage

The history of the science shows that there is usually one strong social demand behind a new technology. The new technology, which can solve the key problem, must be got people’s praise and

Optical Proximity Correction (OPC) Under Immersion Lithography

In this chapter, recent state-of-the-art OPC algorithms are discussed and the performance of a recently published fast OPCmethodology—to generate highly manufactured mask solutions with acceptable pattern fidelity under process variations—is verified on the public benchmarks.

Precision glass molding: Toward an optimal fabrication of optical lenses

It is costly and time consuming to use machining processes, such as grinding, polishing and lapping, to produce optical glass lenses with complex features. Precision glass molding (PGM) has thus been

Low cost batch fabrication of microdevices using ultraviolet light-emitting diode photolithography technique

Solid-state technology has enabled the use of light-emitting diodes (LEDs) in lithography systems due to their low cost, low power requirement, and higher efficiency relative to the traditional
...

References

SHOWING 1-10 OF 16 REFERENCES

Arrayed miniature electron beam columns for high throughput sub-100 nm lithography

In recent years, considerable progress has been made on an approach based on a novel concept which combines scanning tunneling microscope, microfabricated lenses, and field emission technologies to

Hybrid atomic force/scanning tunneling lithography

We present a new technique for performing lithography with scanning probes that has several advantages over standard methods. This hybrid lithography system combines the key features of the atomic

Improving resolution in photolithography with a phase-shifting mask

The phase-shifting mask consists of a normal transmission mask that has been coated with a transparent layer patterned to ensure that the optical phases of nearest apertures are opposite. Destructive

The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length

We have fabricated and demonstrated a new device called the Vertical Replacement-Gate (VRG) MOSFET. This is the first MOSFET ever built that combines (1) a gate length controlled precisely through a

Critical issues in 157 nm lithography

Projection lithography at 157 nm is a candidate technology for the 100–70 nm generations, and possibly beyond. It would provide an evolutionary extension to the current primary photolithographic

Gate Technology Issues for Silicon Mos Nanotransistors

This article reviews technology issues in scaling conventional planar transistors to a physical gate length of 30nm that are expected to produce an effective channel length of 10 nm. Gate fabrication

Application of alternating phase-shifting masks to 140-nm gate patterning: II. Mask design and manufacturing tolerances

In this paper we present the results of experimental patterning 140 nm poly gates with double-exposure alternating phase-shifting masks (PSM) using a Nikon EX-1 (KrF, 0.42NA) stepper. We show that:

Extreme ultraviolet lithography

An extreme ultraviolet (EUV) lithography tool using 13.4 nm radiation is being developed by a consortium of integrated circuit (IC) manufacturers to support 100 nm imaging for integrated circuit

New approach to projection-electron lithography with demonstrated 0.1 μm linewidth

We present a new approach to projection‐electron lithography which allows sub‐0.1 μm resolution to be achieved with short exposure times and a parallel illumination system. We have printed a grating