Limits in point to point resolution of MOS based pixels detector arrays

  title={Limits in point to point resolution of MOS based pixels detector arrays},
  author={Nicolas Fourches and Xavier Coppolani and Daniel Desforge and Mariam Kebbiri and Vishant Kumar and Yves Serruys and Gaelle Gutierrez and Frédéric Leprêtre and Franccois Jomard},
  journal={Journal of Instrumentation},
In high energy physics point-to-point resolution is a key prerequisite for particle detector pixel arrays. Current and future experiments require the development of inner-detectors able to resolve the tracks of particles down to the micron range. Present-day technologies, although not fully implemented in actual detectors, can reach a 5-μm limit, this limit being based on statistical measurements, with a pixel-pitch in the 10 μm range. This paper is devoted to the evaluation of the building… Expand

Figures and Tables from this paper

Progress in particle tracking and vertexing detectors
The problem of radiation effects was investigated and this is the case for the noise level with emphasis of the benefits of downscaling and specific semiconductor processing and characterisation techniques are described, with the perspective of a new pixel structure. Expand
Beyond the CMOS sensors: the DoTPiX pixel concept and technology for the International Linear Collider A
CMOS sensors were successfully implemented in the STAR tracker [1]. LHC experiments have shown that efficient b tagging, reconstruction of displaced vertices and identification of disappearing tracksExpand


Performance of a Fast Binary Readout CMOS Active Pixel Sensor Chip Designed for Charged Particle Detection
We report on the performance of the MIMOSA8 (HiMAPS1) chip. The chip is a 128times32 pixels array where 24 columns have discriminated binary outputs and eight columns analog test outputs. OffsetExpand
Performance of a fast programmable active pixel sensor chip designed for charged particle detection
We report on the performance of the MIMOSA8 chip. The chip is a 128/spl times/32 pixels array where 8 columns have analog direct outputs and 24 have discriminated outputs. The array is divided inExpand
Ultimate Pixel Based on a Single Transistor With Deep Trapping Gate
  • N. Fourches
  • Physics
  • IEEE Transactions on Electron Devices
  • 2017
Simulation results are reported on the trapping MOS structure, which is a new metal insulator semiconductor pixel concept. Using a quantum well (QW) as a buried gate, I will show that this device isExpand
Design and technology of DEPFET pixel sensors for linear collider applications
The performance requirements of vertex detectors for future linear collider experiments is very challenging especially for the detector's innermost sensor layers. The DEPleted Field Effect TransistorExpand
A novel CMOS detector based on a deep trapping gate
  • N. Fourches
  • Materials Science
  • IEEE Nuclear Science Symposuim & Medical Imaging Conference
  • 2010
A novel detecting device compatible with modified CMOS processes was studied using standard simulation codes. The physical principle of the device derives from the properties of a buried gateExpand
Study of a CMOS-JFET-bipolar radiation hard analog-digital technology suitable for high energy physics electronics
The authors present results obtained on a rad-hard mixed analog-digital technology that integrates monolithically complementary MOS (CMOS) transistors, complementary junction FETs (CJFETs), andExpand
Equivalent Noise Charge of Monolithic Active Pixel Sensors for Use in Charged Particle Detection
  • N. Fourches
  • Physics
  • IEEE Transactions on Nuclear Science
  • 2009
The Equivalent Noise Charge (ENC) of Monolithic Active Pixel Sensors has been determined using an analytical approach. The ENC is an important characteristic when these sensors are used for chargedExpand
Design and test of elementary digital circuits based on monolithic SOI JFETs
Silicon on insulator (SOI) junction field effect transistor (JFETs) are used to develop digital gates for cryogenic applications. Only one type of JFET is necessary to design an NOR gate using aExpand
A basic readout circuit for a deep trapping gate mos sensor, Open Poster Session
  • 2011
Internship report (2016), available at IRFU on request to the corresponding author ans
  • IEEE Transactions on Nuclear Science
  • 2009