Leveraging torus topology with deadlock recovery for cost-efficient on-chip network

@article{Shin2011LeveragingTT,
  title={Leveraging torus topology with deadlock recovery for cost-efficient on-chip network},
  author={Minjeong Shin and John Kim},
  journal={2011 IEEE 29th International Conference on Computer Design (ICCD)},
  year={2011},
  pages={25-30}
}
On-chip networks are becoming more important as the number of on-chip components continue to increase. 2D mesh topology is a commonly assumed topology for on-chip networks but in this work, we make the argument that 2D torus can provide a more cost-efficient on-chip network since the on-chip network datapath is reduced by 2× while providing the same bisection bandwidth as a mesh network. Our results show that 2D torus can achieve an improvement of up to 1.9× over a 2D mesh in performance per… CONTINUE READING
6 Citations
15 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Principles and Practices of Interconnection Networks

  • W. J. Dally, B. Towles
  • 2004
Highly Influential
3 Excerpts

An empirical investigation of mesh and torus noc topologies under different routing algorithms and traffic models

  • M. Mirza-Aghatabar
  • Euromicro Symp on Digital Systems Design
  • 2007

Design tradeoffs for tiled cmp on-chip networks

  • J. Balfour, W. J. Dally
  • ICS, Cairns, Queensland, Australia, 2006, pp. 187…
  • 2006
1 Excerpt

Similar Papers

Loading similar papers…