• Mathematics
  • Published 2003

Leakage Power Estimation in SRAMs

@inproceedings{Mamidipaka2003LeakagePE,
  title={Leakage Power Estimation in SRAMs},
  author={Mahesh Mamidipaka and Kamal S. Khouri and Nikil D. Dutt and Magdy S. Abadir},
  year={2003}
}
In this paper we propose analytical models for estimating the leakage power in CMOS based SRAM designs. We identify the transistors that contribute to the leakage power in each SRAM sub-circuit as a function of the operation (read/write/idle) on the SRAM and develop parameterized leakage power models in terms of the high level design parameters and transistor widths. The models take number of rows, number of columns, read column multiplexer size and write column multiplexer size of the SRAM… CONTINUE READING

Figures and Tables from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 11 CITATIONS

Design Implementation of 10T Static Random Access Memory Cell Using Stacked Transistors for Power Dissipation Reduction

  • 2018 IEEE 10th International Conference on Humanoid, Nanotechnology, Information Technology,Communication and Control, Environment and Management (HNICEM)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

Low power multi threshold 7T SRAM cell

  • 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS)
  • 2016
VIEW 1 EXCERPT
CITES BACKGROUND

FDSOI SRAM cells for low power design at 22nm technology node

  • 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

Performance-driven SRAM macro design with parameterized cell considering layout-dependent effects

  • 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND

A Low Energy Network-on-Chip Fabric for 3-D Multi-Core Architectures

  • IEEE Journal on Emerging and Selected Topics in Circuits and Systems
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

Data Memory Subsystem Resilient to Process Variations

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2008
VIEW 1 EXCERPT
CITES BACKGROUND

A System-level Network-on-Chip Simulation Framework with Analytical Interconnecting Wire Models

  • 2006 IEEE International Conference on Electro/Information Technology
  • 2006
VIEW 1 EXCERPT
CITES METHODS

Functional units power gating in SMT processors

  • PACRIM. 2005 IEEE Pacific Rim Conference on Communications, Computers and signal Processing, 2005.
  • 2005
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 12 REFERENCES

A static power model for architects

  • Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000
  • 2000
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

Topological analysis for leakage prediction of digital circuits

  • Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design
  • 2002
VIEW 1 EXCERPT

Design and synthesis of monotonic circuits

  • Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)
  • 1999

Models and algorithms for bounds on leakage in CMOS circuits

  • IEEE Trans. on CAD of Integrated Circuits and Systems
  • 1999
VIEW 1 EXCERPT

Eshragian. Principles of CMOS VLSI Design, A Systems Perspective

K. N. Weste
  • 1998
VIEW 1 EXCERPT