Leakage - Delay Tradeoff in Wide-Bit Nanoscale CMOS Adders


The scaling of nanometer technology has had a major impact on the power dissipation of CMOS circuits. As transistor size decreases it has become apparent that leakage power is becoming a dominant fighting force against future technology. In this paper the importance of static power consumption on the design of new and advanced CMOS technology is explored… (More)


9 Figures and Tables

Slides referencing similar topics