Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs

  title={Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs},
  author={Chingwei Yeh and Yin-Shuin Kang and Shan-Jih Shieh and Jinn-Shyan Wang},
Gate-level voltage scaling is an approach that allows different supply voltages for different gates in order to achieve power reduction. Previous researches focused on determining the voltage level for each gate and ascertaining the power saving capability of the approach via logic-level power estimation. In this paper, we present the layout techniques that feasiblize the approach in cell-based design environment. A new block layout style is proposed to support the voltage scaling with… CONTINUE READING
Highly Cited
This paper has 40 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 28 extracted citations

Power distribution techniques for dual VDD circuits

Asia and South Pacific Conference on Design Automation, 2006. • 2006
View 6 Excerpts
Highly Influenced

Floorplanning Considering IR Drop in Multiple Supply Voltages Island Designs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2011
View 3 Excerpts
Highly Influenced

Gate movement for timing improvement on row based Dual-VDD designs

2016 17th International Symposium on Quality Electronic Design (ISQED) • 2016

Row based dual-VDD island generation and placement

2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC) • 2014
View 2 Excerpts


Publications referenced by this paper.
Showing 1-3 of 3 references

C.,Master Thesis

M. Chang
EE Dept., Nat’l Chung-Cheng Univ., • 1997
View 7 Excerpts
Highly Influenced

Power analysis for CMOS/BiCMOS circuits

C. Deng
Proc. Int. Workshop on Low Power Design , • 1994
View 4 Excerpts
Highly Influenced

Low-Power CMOS Digital Design

Anantha, P. Chandrakasan, +3 authors W. Brodersen
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…