Lateral DMOS design for ESD robustness

@article{Duvvury1997LateralDD,
  title={Lateral DMOS design for ESD robustness},
  author={Charvaka Duvvury and Fresia Carvajal and C. Jones and David Briggs},
  journal={International Electron Devices Meeting. IEDM Technical Digest},
  year={1997},
  pages={375-378}
}
This paper presents the design of efficient ESD protection in lateral DMOS (LDMOS) power transistor. Using characterization of the LDMOS transistor under ESD conditions with various gate and drain clamps, the design for minimum power dissipation is established. The results show that for ESD regime of pulses the channel heating effects are minimum and that optimum ESD level can be achieved by driving the device into maximum possible MOS conduction. Based on these results, an empirical formula… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 39 CITATIONS

A Review on the ESD Robustness of Drain-Extended MOS Devices

  • IEEE Transactions on Device and Materials Reliability
  • 2012
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Comprehensive study and corresponding improvements on the ESD robustness of different nLDMOS devices

  • Proceedings of the 21th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

Abnormal ESD failure mode with low-voltage turn-on phenomenon of LDMOS output driver

  • 2012 IEEE International Reliability Physics Symposium (IRPS)
  • 2012
VIEW 1 EXCERPT
CITES METHODS

ESD Protection Design With Lateral DMOS Transistor in 40-V BCD Technology

  • IEEE Transactions on Electron Devices
  • 2010
VIEW 1 EXCERPT
CITES METHODS